Sciweavers

Share
CHES
2003
Springer

Security Evaluation of Asynchronous Circuits

10 years 4 hour ago
Security Evaluation of Asynchronous Circuits
Abstract. Balanced asynchronous circuits have been touted as a superior replacement for conventional synchronous circuits. To assess these claims, we have designed, manufactured and tested an experimental asynchronous smart-card style device. In this paper we describe the tests performed and show that asynchronous circuits can provide better tamperresistance. However, we have also discovered weaknesses with our test chip, some of which have resulted in new designs, and others which are more fundamental to the asynchronous design approach. This has led us to investigate the novel approach of design-time security analysis rather than rely on post manufacture analysis. Keywords. Asynchronous circuits, Dual-Rail encoding, Power Analysis, EMA, Fault Analysis, Design-time security evaluation
Jacques J. A. Fournier, Simon W. Moore, Huiyun Li,
Added 06 Jul 2010
Updated 06 Jul 2010
Type Conference
Year 2003
Where CHES
Authors Jacques J. A. Fournier, Simon W. Moore, Huiyun Li, Robert D. Mullins, George S. Taylor
Comments (0)
books