HIPEAC 2009 - PDF Preprint Papers

HIPEAC 2009 High-Performance Embedded Architectures and Compilers

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed HIPEAC-2009 Paper

click to vote

HIPEAC
2009
Springer

182views System Software» more HIPEAC 2009»

Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture

13 years 11 months ago

Download www.hipeac.net

In this article, we present a parallel implementation of a 1024 point Fast Fourier Transform (FFT) operating with a subthreshold supply voltage, which is below the voltage that tur...

Michael B. Henry, Leyla Nazhandali

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	182	Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture	claim
2	171	ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors	claim
3	168	Accomodating Diversity in CMPs with Heterogeneous Frequencies	claim
4	151	Deriving Efficient Data Movement from Decoupled Access/Execute Specifications	claim
5	146	Parallel H.264 Decoding on an Embedded Multicore Processor	claim
6	142	MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor	claim
7	140	Mapping and Synchronizing Streaming Applications on Cell Processors	claim
8	135	Finding Stress Patterns in Microprocessor Workloads	claim
9	130	Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering	claim
10	129	Predictive Runtime Code Scheduling for Heterogeneous Architectures	claim
11	127	Collective Optimization	claim
12	120	Revisiting Cache Block Superloading	claim
13	109	Compiler Controlled Speculation for Power Aware ILP Extraction in Dataflow Architectures	claim
14	107	MPSoC Design Using Application-Specific Architecturally Visible Communication	claim
15	101	HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic	claim
16	99	Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers