NOCS 2008 - PDF Preprint Papers

NOCS 2008 International Symposium on Networks-on-Chip

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed NOCS-2008 Paper

click to vote

NOCS
2008
IEEE

169views Computer Networks» more NOCS 2008»

Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip

13 years 11 months ago

Download homepages.inf.ed.ac.uk

We present a methodology to debug a SOC by concentrating on its communication. Our extended communication model includes a) multiple signal groups per interface protocol at each I...

Bart Vermeulen, Kees Goossens, Siddharth Umrani

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip	claim
2	165	Network Simplicity for Latency Insensitive Cores	claim
3	158	Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks	claim
4	130	Circuit-Switched Coherence	claim
5	121	An Efficient Implementation of Distributed Routing Algorithms for NoCs	claim
6	117	ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology	claim
7	108	Dual-Channel Access Mechanism for Cost-Effective NoC Design	claim
8	99	Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture	claim
9	98	Impact of Process and Temperature Variations on Network-on-Chip Design Exploration	claim
10	97	Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching	claim
11	97	Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip	claim
12	96	A Network of Time-Division Multiplexed Wiring for FPGAs	claim
13	91	SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks	claim
14	88	Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC	claim
15	85	Reducing the Interconnection Network Cost of Chip Multiprocessors	claim
16	84	Statistical Approach to NoC Design	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers