SLIP 2009 - PDF Preprint Papers

SLIP 2009 International Workshop on System-Level Interconnect Prediction

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed SLIP-2009 Paper

click to vote

SLIP
2009
ACM

226views Computer Networks» more SLIP 2009»

Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs

13 years 11 months ago

Download www.sliponline.org

Individual dies in 3D integrated circuits are connected using throughsilicon-vias (TSVs). TSVs not only increase manufacturing cost, but also incur silicon area, delay, and power ...

Dae Hyun Kim, Saibal Mukhopadhyay, Sung Kyu Lim

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	226	Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs	claim
2	201	From 3D circuit technologies and data structures to interconnect prediction	claim
3	192	On the bound of time-domain power supply noise based on frequency-domain target impedance	claim
4	175	Is overlay error more important than interconnect variations in double patterning?	claim
5	174	Floorplan-based FPGA interconnect power estimation in DSP circuits	claim
6	147	Using circuit structural analysis techniques for networks in systems biology
7	146	Predicting the worst-case voltage violation in a 3D power network	claim
8	146	Integrated interlayer via planning and pin assignment for 3D ICs	claim
9	144	Multiband RF-interconnect for reconfigurable network-on-chip communications	claim
10	143	Prediction of high-performance on-chip global interconnection	claim
11	136	Honeycomb-structured computational interconnects and their scalable extension to spherical domains	claim
12	133	Closed-form solution for timing analysis of process variations on SWCNT interconnect	claim
13	122	A pre-placement net length estimation technique for mixed-size circuits	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers