Are floorplan representations important in digital design?

Research in floorplanning and block-packing has generated a variety of data structures to represent spatial configurations of circuit modules. Much of this work focuses on the geometry of module shapes and seeks tighter packing, as well as improvements in the asymptotic worst-case complexity of algorithms for standard tasks. In this work we consider the implications of interconnect optimization on the value of floorplan representations and establish a framework for comparing different representations. By analyzing performance bottlenecks in block packing and properties of floorplan representations, we show that many of the mathematical results in floorplanning do not translate into better VLSI layouts. This is confirmed by extensive empirical data for stand-alone floorplanners and integrated applications. Categories and Subject Descriptors: B.7.2 [Integrated Circuits]: Design Aids — placement and routing; G.4 [Mathematical Software]: Algorithm Design and Analysis; J.6 [Comput...

• Type: Conference
• Year: 2005
• Where: ISPD
• Authors: Hayward H. Chan, Saurabh N. Adya, Igor L. Markov
• Keywords: Asymptotic Worst-case Complexity, Better Vlsi Layouts, Hardware, ISPD 2005, floorplan Representations