Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ISQED
2003
IEEE

favoriteEmaildiscussreport

73views Hardware» more ISQED 2003»

A Novel Clocking Strategy for Dynamic Circuits

13 years 9 months ago

A Novel Clocking Strategy for Dynamic Circuits

Download www.ece.neu.edu

This paper proposes a new clocking strategy for dynamic circuit. It provides faster performance and smaller area than conventional clocking scheme. The proposed clocking scheme for dynamic circuits provides the solution of the problem caused by logic polarity and clock skew problem simultaneously. To demonstrate the proposed clocking strategy, a 32 bit Carry Look Ahead adder (CLA) is designed and simulated using 0.25um CMOS technology to demonstrate 32.7± faster speed than the conventional clocking scheme and 19.4±transistor counter reduction.

Young-Jun Lee, Jong-Jin Lim, Yong-Bin Kim

Real-time Traffic

Clocking Scheme | Clocking Strategy | Conventional Clocking Scheme | Hardware | ISQED 2003 |

claim paper

Related Content

» FreezeFrame Compact Test Generation Using a Frozen Clock Strategy

» Low power synthesis of dynamic logic circuits using finegrained clock gating

» Activitydriven clock design for low power circuits

» Characterisation of FPGA Clock Variability

» 2PADCL Two Phase drive Adiabatic Dynamic CMOS Logic

» Efficient digitserial FIR filters with skewtolerant domino

» A critical analysis of applicationadaptive multiple clock processors

» Lowoverhead circuit synthesis for temperature adaptation using dynamic voltage scheduling

» An ECO Technique for Removing Crosstalk Violations in Clock Networks

Post Info
More Details (n/a)

Added	04 Jul 2010
Updated	04 Jul 2010
Type	Conference
Year	2003
Where	ISQED
Authors	Young-Jun Lee, Jong-Jin Lim, Yong-Bin Kim

Comments (0)