Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

FPGA
2003
ACM

favoriteEmaildiscussreport

82views FPGA» more FPGA 2003»

Post-placement C-slow retiming for the xilinx virtex FPGA

13 years 10 months ago

Post-placement C-slow retiming for the xilinx virtex FPGA

Download www.eecs.berkeley.edu

Nicholas Weaver, Yury Markovsky, Yatish Patel, Joh

Real-time Traffic

FPGA 2003 | Hardware |

claim paper

Related Content

» The Effects of Datapath Placement and CSlow Retiming on Three Computational Benchmarks

» The SFRA a cornerturn FPGA architecture

» Accelerating SPICE ModelEvaluation using FPGAs

Post Info
More Details (n/a)

Added	06 Jul 2010
Updated	06 Jul 2010
Type	Conference
Year	2003
Where	FPGA
Authors	Nicholas Weaver, Yury Markovsky, Yatish Patel, John Wawrzynek

Comments (0)