Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ISLPED
2000
ACM

favoriteEmaildiscussreport

67views Hardware» more ISLPED 2000»

Optimization of high-performance superscalar architectures for energy efficiency

13 years 8 months ago

Optimization of high-performance superscalar architectures for energy efficiency

Download www.cs.york.ac.uk

Victor V. Zyuban, Peter M. Kogge

Real-time Traffic

Hardware | ISLPED 2000 |

claim paper

Related Content

» NearOptimal Precharging in HighPerformance Nanoscale CMOS Caches

» Postlayout comparison of high performance 64b static adders in energydelay space

» An efficient wakeup design for energy reduction in highperformance superscalar processors

» Decode filter cache for energy efficient instruction cache hierarchy in super scalar archi...

» Specialized Dynamic Optimizations for HighPerformance EnergyEfficient Microarchitecture

» HighPerformance Extendable Instruction Set Computing

» Hyperblock formation a powerenergy perspective for high performance VLIW architectures

» An approach for implementing efficient superscalar CISC processors

» Simulation of HighPerformance Memory Allocators

Post Info
More Details (n/a)

Added	01 Aug 2010
Updated	01 Aug 2010
Type	Conference
Year	2000
Where	ISLPED
Authors	Victor V. Zyuban, Peter M. Kogge

Comments (0)