Microprocessor Based Testing for Core-Based System on Chip

The purpose of this paper is to develop a exible design for test methodology for testing a core-based system on chip SOC. The novel feature of the approach is the use an embedded microprocessor memory pair to test the remaining components of the SOC. Test data is downloaded using DMA techniques directly into memory while the microprocessor uses the test data to test the core. The test results are tranferred to a MISR for evaluation. The approach has several important advantages over conventional ATPG such as achieving at-speed testing, not limiting the chip speed to the tester speed during test and achieving great exibility since most of the testing process is based on software. Experimental results on an example system are discussed.

• Type: Conference
• Year: 1999
• Where: DAC
• Authors: Christos A. Papachristou, F. Martin, Mehrdad Nourani
• Keywords: Computer Architecture, DAC 1999, Microprocessor Memory Pair, Test Data, Test Methodology