Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
6
click to vote
DATE
1997
IEEE
favorite
Email
discuss
report
58
views
Hardware
»
more
DATE 1997
»
Interface timing verification with delay correlation using constraint logic programming
13 years 9 months ago
Download
www.cecs.uci.edu
Pierre Girodias, Eduard Cerny
Real-time Traffic
DATE 1997
|
Hardware
|
claim paper
Related Content
»
Optimization of area under a delay constraint in digital filter synthesis using SATbased i...
»
A framework for XML data streams history checking and monitoring
»
Events and Constraints A Graphical Editor for Capturing Logic Requirements of Programs
»
Finding programming errors earlier by evaluating runtime monitors aheadoftime
»
Automatic trace analysis for logic of constraints
»
A Geometric ProgrammingBased Worst Case Gate Sizing Method Incorporating Spatial Correlati...
»
Operational Semantics of Constraint Logic Programs with Coroutining
»
Temporofunctional crosstalk noise analysis
»
Model checking SystemC designs using timed automata
more »
Post Info
More Details (n/a)
Added
06 Aug 2010
Updated
06 Aug 2010
Type
Conference
Year
1997
Where
DATE
Authors
Pierre Girodias, Eduard Cerny
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision