Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

DAC
1992
ACM

favoriteEmaildiscussreport

93views Computer Architecture» more DAC 1992»

SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits

13 years 9 months ago

SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits

Download poisson.usc.edu

Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer

Real-time Traffic

Computer Architecture | DAC 1992 |

claim paper

Related Content

» Dynamic power minimization during combinational circuit testing as a traveling salesman pr...

» Fault Models for Quantum Mechanical Switching Networks

» Partial scan delay fault testing of asynchronous circuits

» Behavioural modeling and simulation of a switchedcurrent phase locked loop

» Highefficiency power amplifier for wireless sensor networks

» Acceleration techniques for dynamic vector compaction

» A System for Evaluating Performance and Cost of SIMD Array Designs

» Energyefficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer w...

» GPUbased Collision Detection for Deformable Parameterized Surfaces

Post Info
More Details (n/a)

Added	10 Aug 2010
Updated	10 Aug 2010
Type	Conference
Year	1992
Where	DAC
Authors	Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer

Comments (0)