Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS

13 years 8 months ago

Download www.offis.de

This paper presents a new approach to design embedded systems based on dynamic partial reconfigurable FPGAs. The approach is intended to allow designing of systems with runtime reconfiguration without explicit specification by the designer. The design entry point is the HDL OSSS, a SystemC extension allowing for synthesizable object orientation and polymorphism.

Andreas Schallenberg, Frank Oppenheimer, Wolfgang

Real-time Traffic

FDL 2004 | Natural Language Processing | Partial Reconfigurable Fpgas | Runtime Reconfiguration | Synthesizable Object Orientation |

claim paper

» Implementation of a FIR Filter on a Partial Reconfigurable Platform

» Dynamic Partial Reconfigurable FIR Filter Design

» Combitgen A new approach for creating partial bitstreams in VirtexII Pro

» TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs

» Partial and Dynamically Reconfiguration of Xilinx VirtexII FPGAs

» Dynamic reconfiguration for management of radiationinduced faults in FPGAs

» An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems

» An FPGA Dynamically Reconfigurable Framework for Modular Robotics

Post Info
More Details (n/a)

Added	20 Aug 2010
Updated	20 Aug 2010
Type	Conference
Year	2004
Where	FDL
Authors	Andreas Schallenberg, Frank Oppenheimer, Wolfgang Nebel

Comments (0)

Sciweavers

Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS

FDL 2004 | Natural Language Processing | Partial Reconfigurable Fpgas | Runtime Reconfiguration | Synthesizable Object Orientation |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers