Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

ASPDAC
2010
ACM

favoriteEmaildiscussreport

134views Hardware» more ASPDAC 2010»

Cascaded time difference amplifier using differential logic delay cell

13 years 2 months ago

Cascaded time difference amplifier using differential logic delay cell

Download www.asp-dac.itri.org.tw

Shingo Mandai, Toru Nakura, Makoto Ikeda, Kunihiro

Real-time Traffic

ASPDAC 2010 | Hardware |

claim paper

Related Content

» A frequency synthesizer using two different delay feedbacks

» Security Evaluation of DPA Countermeasures Using DualRail Precharge Logic Style

» A delay model for logic synthesis of continuouslysized networks

» CoarseGrain MTCMOS Sleep Transistor Sizing Using Delay Budgeting

» Heterochrony and Adaptation in Developing Neural Networks

Post Info
More Details (n/a)

Added	10 Feb 2011
Updated	10 Feb 2011
Type	Journal
Year	2010
Where	ASPDAC
Authors	Shingo Mandai, Toru Nakura, Makoto Ikeda, Kunihiro Asada

Comments (0)