Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

80

ICCAD
2007
IEEE

86views Hardware» more ICCAD 2007»

Minimizing leakage power in sequential circuits by using mixed Vt flip-flops

15 years 11 months ago

Minimizing leakage power in sequential circuits by using mixed Vt flip-flops

Download www.asp-dac.itri.org.tw

Jaehyun Kim, Youngsoo Shin

Real-time Traffic

Hardware | ICCAD 2007 |

claim paper

Related Content

» Skewed FlipFlop Transformation for Minimizing Leakage in Sequential Circuits

» A novel sequential circuit optimization with clock gating logic

» Standby Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Si...

» Leakage Minimization of SRAM Cells in a DualVt and DualTox Technology

» Total Power Minimization in GlitchFree CMOS Circuits Considering Process Variation

» Analysis and minimization of practical energy in 45nm subthreshold logic circuits

» Statistical Leakage and Timing Optimization for Submicron Process Variation

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2007
Where	ICCAD
Authors	Jaehyun Kim, Youngsoo Shin

Comments (0)