Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair

—An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. A commonly used repair strategy is to equip memories with spare rows and columns (2D redundancy). To avoid the prohibitive storage requirements for failure bitmaps and the complex data structures inherent in most algorithms for offline repair analysis, existing heuristics for built-in repair analysis (BIRA) either use very simple search strategies or restrict the search to smaller local bitmaps. Exact BIRA algorithms work with sub analyzers for each possible repair combination. While a parallel implementation suffers from a high hardware overhead, a serial implementation leads to increased test times. Recently an integrated builtin test and repair approach has been proposed which interleaves test and repair analysis and supports an exact solution with moderate hardware overhead and reasonable test times. The search is based on a depth first traversal of a binary tree,...

• Type: Conference
• Year: 2007
• Where: DDECS
• Authors: Philipp Öhler, Sybille Hellebrand, Hans-Joachim Wunderlich
• Keywords: DDECS 2007, Hardware, Offline Repair Analysis, Repair, Repair Analysis