Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

ISCA
2007
IEEE

favoriteEmaildiscussreport

92views Hardware» more ISCA 2007»

Rotary router: an efficient architecture for CMP interconnection networks

13 years 11 months ago

Rotary router: an efficient architecture for CMP interconnection networks

Download users.ece.gatech.edu

Pablo Abad, Valentin Puente, José-Án

Real-time Traffic

Hardware | ISCA 2007 |

claim paper

Related Content

» MRR Enabling fully adaptive multicast routing for CMP interconnection networks

» Design of a Feasible OnChip Interconnection Network for a Chip Multiprocessor CMP

» Reducing the Interconnection Network Cost of Chip Multiprocessors

» Extending the TokenCMP Cache Coherence Protocol for Low Overhead Fault Tolerance in CMP Ar...

» BENoC A BusEnhanced Network onChip for a Power Efficient CMP

» EnergyEfficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects

» Design and evaluation of a hierarchical onchip interconnect for nextgeneration CMPs

» A lowradix and lowdiameter 3D interconnection network design

» An Efficient HighThroughput Adaptive NoC Router for Large Scale Spiking Neural Network Har...

Post Info
More Details (n/a)

Added	03 Jun 2010
Updated	03 Jun 2010
Type	Conference
Year	2007
Where	ISCA
Authors	Pablo Abad, Valentin Puente, José-Ángel Gregorio, Pablo Prieto

Comments (0)