Low-Jitter Multi-phase Clock Generation: A Comparison between DLLs and Shift Registers

—This paper shows that, for a given power budget, a shift register based multi-phase clock generator (MPCG) generates less jitter than a delay-locked loop (DLL) equivalent when both are realized with current mode logic (CML) circuits and white noise is assumed. This is due to the factor that the shift register MPCG has no jitter accumulation from one clock phase to the other as in the DLL based MPCG. For N-phase clock generation, the shift register MPCG needs a reference clock with N times higher frequency and thus requires a VCO with higher frequency than the DLL counterpart. However, we can show that this does not lead to additional power consumption.

• Type: Conference
• Year: 2007
• Where: ISCAS
• Authors: Xiang Gao, Eric A. M. Klumperink, Bram Nauta
• Keywords: ISCAS 2007, Multi-phase Clock Generator, Shift Register, Shift Register Mpcg