Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

AHS
2006
IEEE

favoriteEmaildiscussreport

93views Hardware» more AHS 2006»

An FPGA Implemented Processor Architecture with Adaptive Resolution

13 years 10 months ago

An FPGA Implemented Processor Architecture with Adaptive Resolution

Download heim.ifi.uio.no

Reconﬁgurable software has been applied for a long time. Reconﬁgurable technology also provides possibility for reconﬁguring hardware but this has not been much exploited so far. In this paper, a ﬂexible processor architecture is proposed that allows for variable resolution in data variables at run-time. Experiments are undertaken for an image processing task where the results show that the approach is beneﬁcial.

Jim Torresen, Jonas Jakobsen

Real-time Traffic

AHS 2006 | Image Processing Task | Long Time | ﬂexible Processor Architecture |

claim paper

Related Content

» A generic lookup cache architecture for network processing applications

» Implementation of an Adaptive Reconfigurable Group Organized ARGO Parallel Architecture

» Design and Implementation of a CFAR Processor for Target Detection

» A multiFPGA architecture for stochastic Restricted Boltzmann Machines

» FPGAbased Realtime SuperResolution on an Adaptive Image Sensor

» Artificial Neural Networks Processor A Hardware Implementation Using a FPGA

» FPGA Implementations of a Parallel Associative Processor with MultiComparand MultiSearch O...

» Application specific instruction processor based implementation of a GNSS receiver on an F...

» Efficient Automated Synthesis Programing and Implementation of MultiProcessor Platforms on...

Post Info
More Details (n/a)

Added	10 Jun 2010
Updated	10 Jun 2010
Type	Conference
Year	2006
Where	AHS
Authors	Jim Torresen, Jonas Jakobsen

Comments (0)