Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
7
click to vote
ISCA
2009
IEEE
favorite
Email
discuss
report
173
views
Hardware
»
more
ISCA 2009
»
A fault tolerant, area efficient architecture for Shor's factoring algorithm
13 years 11 months ago
Download
isca09.cs.columbia.edu
Mark Whitney, Nemanja Isailovic, Yatish Patel, Joh
Real-time Traffic
Hardware
|
ISCA 2009
|
claim paper
Related Content
»
Design and Implementation of Multiple Addresses Parallel Transmission Architecture for Sto...
»
A Fuzzy Model for the Composition of Intrusion Detectors
»
LUTbased FPGA technology mapping for reliability
»
A scalable based multicast model for P2P Conferencing applications
»
Lowcoordination topologies for redundancy in sensor networks
more »
Post Info
More Details (n/a)
Added
24 May 2010
Updated
24 May 2010
Type
Conference
Year
2009
Where
ISCA
Authors
Mark Whitney, Nemanja Isailovic, Yatish Patel, John Kubiatowicz
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision