Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

DFT
1993
IEEE

favoriteEmaildiscussreport

93views VLSI» more DFT 1993»

Layout Level Design for Testability Strategy Applied to a CMOS Cell Library

13 years 8 months ago

Layout Level Design for Testability Strategy Applied to a CMOS Cell Library

Download doc.utwente.nl

M. Rullán, F. C. Blom, J. Oliver, C. Ferrer

Real-time Traffic

DFT 1993 | VLSI |

claim paper

Related Content

» On the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA

» Design Challenges for High Performance NanoTechnology

» Structured Design of Microelectromechanical Systems

» Performancedriven register insertion in placement

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1993
Where	DFT
Authors	M. Rullán, F. C. Blom, J. Oliver, C. Ferrer

Comments (0)