Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

DAC
1999
ACM

favoriteEmaildiscussreport

118views Computer Architecture» more DAC 1999»

Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style

13 years 9 months ago

Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style

Download www.cecs.uci.edu

Ahmed Hemani, Thomas Meincke, Shashi Kumar, Adam P

Real-time Traffic

Computer Architecture | DAC 1999 |

claim paper

Related Content

» A mixedclock issue queue design for globally asynchronous locally synchronous processor co...

» Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors

» Dynamic singlerail selftimed logic structures for power efficient synchronous pipelined de...

» VoltageFrequency Island Partitioning for GALSbased NetworksonChip

» Synchronous Interlocked Pipelines

» A LowPower Globally Synchronous Locally Asynchronous FFT Processor

» System level power and performance modeling of GALS pointtopoint communication interfaces

» A critical analysis of applicationadaptive multiple clock processors

» Lowpower clock synchronization using electromagnetic energy radiating from AC power lines

Post Info
More Details (n/a)

Added	02 Aug 2010
Updated	02 Aug 2010
Type	Conference
Year	1999
Where	DAC
Authors	Ahmed Hemani, Thomas Meincke, Shashi Kumar, Adam Postula, Thomas Olsson, Peter Nilsson, Johnny Öberg, Peeter Ellervee, Dan Lundqvist

Comments (0)