Measuring the Quality of a SystemC Testbench by using Code Coverage Techniques

The system description language SystemC enables to quickly create executable specifications at adequate levbstraction for both hardware/software integration and fast design space exploration. Besides the modeling of a system, verification has become a dominant factor in circuit and system design. Since SystemC is a versatile language based on C++, testbenches at different abstraction levels can easily be built. But the fault coverage of a manually developed testbench is hard to quantify. In this paper, an approach for measuring the quality of SystemC testbenches is presented. The approach is based on dedicated code coverage techniques and identifies all the parts of a SystemC model that have not been tested. Experimental results show the applicability of our methodology.

• Type: Conference
• Year: 2007
• Where: FDL
• Authors: Daniel Große, Hernan Peraza, Wolfgang Klingauf, Rolf Drechsler
• Keywords: Description Language Systemc, FDL 2007, SystemC, SystemC Testbenches