Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ASPDAC
2010
ACM

favoriteEmaildiscussreport

124views Hardware» more ASPDAC 2010»

MuCCRA-3: a low power dynamically reconfigurable processor array

13 years 2 months ago

MuCCRA-3: a low power dynamically reconfigurable processor array

Download www.asp-dac.itri.org.tw

Yoshiki Saito, Toru Sano, Masaru Kato, Vasutan Tun

Real-time Traffic

ASPDAC 2010 | Hardware |

claim paper

Related Content

» Power reduction techniques for Dynamically Reconfigurable Processor Arrays

» Evaluation of a LowPower Reconfigurable DSP Architecture

» Partially Reconfigurable Vector Processor for Embedded Applications

» The QualityEnergy Scalable OFDMA Modulation for Low Power Transmitter and VLIW Processor B...

» Instruction buffer mode for multicontext Dynamically Reconfigurable Processors

» Exploiting operation level parallelism through dynamically reconfigurable datapaths

» Energy efficient coscheduling in dynamically reconfigurable systems

» Facilitating ProcessorBased DPR Systems for nonDPR Experts

» An Agentbased Mobile Robot System using Configurable SOC Technique

Post Info
More Details (n/a)

Added	10 Feb 2011
Updated	10 Feb 2011
Type	Journal
Year	2010
Where	ASPDAC
Authors	Yoshiki Saito, Toru Sano, Masaru Kato, Vasutan Tunbunheng, Yoshihiro Yasuda, Masayuki Kimura, Hideharu Amano

Comments (0)