Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

ISLPED
2004
ACM

favoriteEmaildiscussreport

78views Hardware» more ISLPED 2004»

Power-optimal pipelining in deep submicron technology

13 years 10 months ago

Power-optimal pipelining in deep submicron technology

Download groups.csail.mit.edu

Seongmoo Heo, Krste Asanovic

Real-time Traffic

ISLPED 2004 |

claim paper

Related Content

» Leakage Power Optimization Techniques for Ultra Deep SubMicron MultiLevel Caches

» DIVA A Reliable Substrate for Deep Submicron Microarchitecture Design

» Interconnectaware highlevel synthesis for low power

» Multilevel global placement with retiming

» Performancedriven register insertion in placement

Post Info
More Details (n/a)

Added	30 Jun 2010
Updated	30 Jun 2010
Type	Conference
Year	2004
Where	ISLPED
Authors	Seongmoo Heo, Krste Asanovic

Comments (0)