A Register File and Scheduling Model for Application Specific Processor Synthesis

In this paper, we outline general design steps of our synthesis tool to realize application specific co-processors such that for a given scientific application having intensive iterative computations especially with recurrences, a VLIW type of coprocessor is synthesized and realized, and an accompanying parallel code is generated. We introduce a novel register file model, Shifting Register File (SRF), based on cyclic regularity of register file accesses; and a simple method, Expansion Scheduling, for scheduling iterative computations, which is based on cyclic regularity of loops. We also present a variable-register file allocation method and show how simple logic units can be used to activate proper registers at run time through an example.

• Type: Conference
• Year: 1996
• Where: DAC
• Authors: Ehat Ercanli, Christos A. Papachristou
• Keywords: Computer Architecture, Cyclic Regularity, DAC 1996, Iterative Computations, Register File