Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

DATE
2005
IEEE

favoriteEmaildiscussreport

102views Hardware» more DATE 2005»

Statistical Timing Based Optimization using Gate Sizing

13 years 10 months ago

Statistical Timing Based Optimization using Gate Sizing

Download www.tauworkshop.com

Aseem Agarwal, Kaviraj Chopra, David Blaauw

Real-time Traffic

DATE 2005 | Hardware |

claim paper

Related Content

» A performance optimization method by gate sizing using statistical static timing analysis

» Gate sizing using incremental parameterized statistical timing analysis

» Statistical gate sizing for timing yield optimization

» A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing

» Application of fast SOCP based statistical sizing in the microprocessor design flow

» Circuit optimization using statistical static timing analysis

» A Geometric ProgrammingBased Worst Case Gate Sizing Method Incorporating Spatial Correlati...

» A New Statistical Optimization Algorithm for Gate Sizing

» Optimization objectives and models of variation for statistical gate sizing

Post Info
More Details (n/a)

Added	24 Jun 2010
Updated	24 Jun 2010
Type	Conference
Year	2005
Where	DATE
Authors	Aseem Agarwal, Kaviraj Chopra, David Blaauw

Comments (0)