Sciweavers

Share
ISCAS
2007
IEEE

Towards Automated Power Gating of Registers using CoDeL

9 years 7 months ago
Towards Automated Power Gating of Registers using CoDeL
— In this paper, we use the CoDeL platform to develop test circuits and analyze the potential and performance impact of power gating individual registers. For each register, we examine the percentage of clock cycles for which they can be powered off, and the loss of performance incurred as a result of waiting for the power to be restored. Using a time-based technique to determine when the registers can be turned off results in 15% bit cycles saved at a performance loss of 2%. We then propose a method, which uses the information available to the CoDeL compiler to predict when the components can be powered off. Results show that our CoDeL assisted gating scheme allows up to 58% more power gated bit cycles than the time-based technique, with similar performance loss.
Nainesh Agarwal, Nikitas J. Dimopoulos
Added 04 Jun 2010
Updated 04 Jun 2010
Type Conference
Year 2007
Where ISCAS
Authors Nainesh Agarwal, Nikitas J. Dimopoulos
Comments (0)
books