On undetectable faults in partial scan circuits

We study the undetectable faults in partial scan circuits under a test application scheme referred to as transparent-scan. The transparent-scan approach allows very aggressive test compaction compared to other approaches. We demonstrate that, unlike other approaches that provide high levels of test compaction for partial scan circuits, this approach does not increase the number of undetectable faults. We also discuss the monotonicity of the number of undetectable faults with increased levels of scan.

• Type: Conference
• Year: 2002
• Where: ICCAD
• Authors: Irith Pomeranz, Sudhakar M. Reddy
• Keywords: ICCAD 2002, Partial Scan Circuits, Test Compaction, Undetectable Faults