Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

VTS
2000
IEEE

favoriteEmaildiscussreport

83views Hardware» more VTS 2000»

Using Arithmetic Transform for Verification of Datapath Circuits via Error Modeling

13 years 8 months ago

Using Arithmetic Transform for Verification of Datapath Circuits via Error Modeling

Download www.iml.ece.mcgill.ca

Katarzyna Radecka, Zeljko Zilic

Real-time Traffic

Hardware | VTS 2000 |

claim paper

Related Content

» Verifying Imprecisely Working Arithmetic Circuits

» Optimizing energy to minimize errors in dataflow graphs using approximate adders

» Verifying an Arbiter Circuit

» From Secrecy to Soundness Efficient Verification via Secure Computation

» First steps towards SATbased formal analog verification

» StressTest an automatic approach to test generation via activity monitors

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	2000
Where	VTS
Authors	Katarzyna Radecka, Zeljko Zilic

Comments (0)