Sciweavers

ASYNC
2004
IEEE
133views Hardware» more  ASYNC 2004»
13 years 9 months ago
An Asynchronous, Iterative Implementation of the Original Booth Multiplication Algorithm
One of the main reasons for using asynchronous design is that it offers the opportunity to exploit the datadependent latency of many operations in order to achieve low-power, high...
Aristides Efthymiou, W. Suntiamorntut, Jim D. Gars...
ASYNC
2004
IEEE
90views Hardware» more  ASYNC 2004»
13 years 9 months ago
Handshake Protocols for De-Synchronization
De-synchronization appears as a new paradigm to automate the design of asynchronous circuits from synchronous netlists. This paper studies different protocols for de-synchronizatio...
Ivan Blunno, Jordi Cortadella, Alex Kondratyev, Lu...
ASYNC
2004
IEEE
121views Hardware» more  ASYNC 2004»
13 years 9 months ago
Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis
We describe a new intermediate compiler representation, static token form, that is suitable for dataflow-style synthesis of high-level asynchronous specifications. Static token fo...
John Teifel, Rajit Manohar
ASYNC
2004
IEEE
98views Hardware» more  ASYNC 2004»
13 years 9 months ago
Synthesis of Speed Independent Circuits Based on Decomposition
This paper presents a decomposition method for speedindependent circuit design that is capable of significantly reducing the cost of synthesis. In particular, this method synthesi...
Tomohiro Yoneda, Hiroomi Onda, Chris J. Myers
ASYNC
2004
IEEE
107views Hardware» more  ASYNC 2004»
13 years 9 months ago
Analog Micropipeline Rings for High Precision Timing
I use asynchronous FIFO stages that are connected in rings to generate and deliver highly precise timing signals. I introduce a Micropipeline FIFO control stage that oscillates at...
Scott Fairbanks, Simon W. Moore
Hardware
Top of PageReset Settings