Sciweavers

30 search results - page 4 / 6
» A High Performance Hardware Architecture for One Bit Transfo...
Sort
View
DATE
2009
IEEE
97views Hardware» more  DATE 2009»
13 years 12 months ago
A flexible floating-point wavelet transform and wavelet packet processor
—The richness of wavelet transformation is known in many fields. There exist different classes of wavelet filters that can be used depending on the application. In this paper, ...
Andre Guntoro, Manfred Glesner
ISCA
2005
IEEE
134views Hardware» more  ISCA 2005»
13 years 10 months ago
A High Throughput String Matching Architecture for Intrusion Detection and Prevention
Network Intrusion Detection and Prevention Systems have emerged as one of the most effective ways of providing security to those connected to the network, and at the heart of alm...
Lin Tan, Timothy Sherwood
ISCAS
2008
IEEE
166views Hardware» more  ISCAS 2008»
13 years 11 months ago
Complexity modeling of H.264/AVC CAVLC/UVLC entropy decoders
Abstract— A complexity model for context-based adaptive variable length coding (CAVLC) and universal variable length coding (UVLC) in the H.264/AVC decoder is proposed. CAVLC and...
Szu-Wei Lee, C. C. Jay Kuo
CSREAESA
2006
13 years 6 months ago
A Dual-core Embedded System-on-Chip Architecture for Multimedia Signal Processing Applications
- This paper presents a dual-core embedded System-on-Chip for a wide range of application fields with particularly high processing demands, including general signal processing, vid...
Hong Yue, Kui Dai, Zhiying Wang
JCM
2008
118views more  JCM 2008»
13 years 5 months ago
New Receiver Architecture Based on Optical Parallel Interference Cancellation for the Optical CDMA
Optical Code Division Multiple Access (OCDMA) is considered as the strongest candidates for the future high speed optical networks due to the large bandwidth offered by the system,...
N. Elfadel, A. A. Aziz, E. Idriss, A. Mohammed, N....