ISCAS 2008 - PDF Preprint Papers

ISCAS 2008 International Symposium on Circuits and Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISCAS-2008 Paper

click to vote

ISCAS
2008
IEEE

343views Hardware» more ISCAS 2008»

Rigorous study of short periodic orbits for the Lorenz system

13 years 11 months ago

Download www.math.uu.se

— The existence of short periodic orbits for the Lorenz system is studied rigorously. We describe a method for ﬁnding all short cycles embedded in a chaotic singular attractor ...

Zbigniew Galias, Warwick Tucker

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	343	Rigorous study of short periodic orbits for the Lorenz system	claim
2	287	A high speed word level finite field multiplier using reordered normal basis	claim
3	286	A brain-machine interface using dry-contact, low-noise EEG sensors	claim
4	265	Dynamic voltage and frequency scaling circuits with two supply voltages	claim
5	259	A 2.4-GHz fractional-N PLL with a PFD/CP linearization and an improved CP circuit	claim
6	230	Joint optimization of data hiding and video compression	claim
7	217	Approximate L0 constrained non-negative matrix and tensor factorization	claim
8	203	Enhanced multi-bit delta-sigma modulator with two-step pipeline quantizer	claim
9	197	Human activity recognition for video surveillance	claim
10	195	Multi-view depth video coding using depth view synthesis	claim
11	191	A novel approach for K-best MIMO detection and its VLSI implementation	claim
12	185	A full-custom design of AES SubByte module with signal independent power consumption	claim
13	185	A variant of a radix-10 combinational multiplier	claim
14	183	Optimal rate allocation for scalable video multicast over WiMAX	claim
15	179	Direction of arrival estimation for speech sources using fourth order cross cumulants	claim
16	179	Super resolution of video using key frames	claim
17	178	3-D direction aligned wavelet transform for scalable video coding	claim
18	173	Analysis of video filtering on the cell processor	claim
19	171	Statistical image modeling using von Mises distribution in the complex directional wavelet domain	claim
20	170	Integrated circuit implementation of a cortical neuron	claim
21	169	Sigma-delta learning for super-resolution independent component analysis	claim
22	167	An ultra-low-power micro-optoelectromechanical tilt sensor	claim
23	166	Complexity modeling of H.264/AVC CAVLC/UVLC entropy decoders	claim
24	162	Spin-transfer torque magnetoresistive content addressable memory (CAM) cell structure design with enhanced search noise margin	claim
25	160	ATLAS: An adaptively formed hierarchical cell library based analog synthesis framework	claim
26	159	A novel DPS integrator for fast CMOS imagers	claim
27	155	Advanced colluder detection techniques for OSIFT-based hiding codes	claim
28	155	Constraint modules: An introduction	claim
29	154	7-decades tunable translinear SiGe BiCMOS 3-phase sinusoidal oscillator	claim
30	154	A 6.3nJ/op low energy 160-bit modulo-multiplier for elliptic curve cryptography processor	claim
31	147	Perturbation analysis of subspace-based semi-blind MIMO channel estimation approaches	claim
32	147	An asynchronous time-based image sensor	claim
33	147	Fast frequency acquisition all-digital PLL using PVT calibration	claim
34	145	Group learning using contrast NMF : Application to functional and structural MRI of schizophrenia	claim
35	144	A novel VLSI iterative divider architecture for fast quotient generation	claim
36	144	CMOS temperature sensor with ring oscillator for mobile DRAM self-refresh control	claim
37	143	A micropower front-end interface for differential-capacitive sensor systems	claim
38	141	ASPA: Focal Plane digital processor array with asynchronous processing capabilities	claim
39	141	AMBA AHB bus potocol checker with efficient debugging mechanism	claim
40	141	Reduced Z-datapath Cordic Rotator	claim
41	140	On the three-dimensional orthogonal drawing of series-parallel graphs (extended abstract)	claim
42	139	Missing feature speech recognition in a meeting situation with maximum SNR beamforming	claim
43	138	High-speed adaptive RF phased array	claim
44	138	ESD protection design for fully integrated CMOS RF power amplifiers with waffle-structured SCR	claim
45	137	Frame loss error concealment for multiview video coding	claim
46	136	Spatial-temporal consistent labeling for multi-camera multi-object surveillance systems	claim
47	136	VLSI architecture for data-reduced steering matrix feedback in MIMO systems	claim
48	136	"Green" micro-architecture and circuit co-design for ternary content addressable memory	claim
49	135	A new structure for sound reproduction system	claim
50	135	Semi-blind channel estimation of MIMO-OFDM systems with pulse shaping	claim
51	134	A Wide-band 2-path cross-coupled sigma delta ADC	claim
52	134	A 25MHz all-CMOS reference clock generator for XO-replacement in serial wire interfaces	claim
53	134	Bidirectionally decodable Wyner-Ziv video coding	claim
54	134	2xVDD-tolerant crystal oscillator circuit realized with 1xVDD CMOS devices without gate-oxide reliability issue	claim
55	133	A hybrid self-testing methodology of processor cores	claim
56	132	Thermal aware clock synthesis considering stochastic variation and correlations	claim
57	130	A 1.2mW CMOS temporal-difference image sensor for sensor networks	claim
58	129	Robust video multicast with joint network coding and AL-FEC	claim
59	129	Physical unclonable function with tristate buffers	claim
60	129	Steering with an aVLSI motion detection chip	claim
61	127	On the design of single-inductor multiple-output DC-DC buck converters	claim
62	127	Compact ASIC implementation of the ICEBERG block cipher with concurrent error detection	claim
63	126	Off-time prediction in digital constant on-time modulation for DC-DC converters	claim
64	125	Ultra-low-power UWB for sensor network applications	claim
65	124	Baseline resistance cancellation circuit for high resolution thiolate-monolayer-protected gold nanoparticle vapor sensor arrays	claim
66	124	Musical beat tracking via Kalman filtering and noisy measurements selection	claim
67	124	Low power linear current mode imager with 1.5 transistors per pixel	claim
68	123	An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture	claim
69	123	Design space exploration of low-phase-noise LC-VCO using multiple-divide technique	claim
70	123	Address compression for scalable load/store queue implementation	claim
71	123	A 5.2mW all-digital fast-lock self-calibrated multiphase delay-locked loop	claim
72	122	A nano-CMOS process variation induced read failure tolerant SRAM cell	claim
73	121	A novel flash analog-to-digital converter	claim
74	121	Cost-effective echo and NEXT canceller designs for 10GBASE-T ethernet system	claim
75	121	Design of an ultra-low power SA-ADC with medium/high resolution and speed	claim
76	121	Wave propagation in oscillators coupled by time-varying resistor with timing mismatch	claim
77	121	A multi-hypothesis decoder for multiple description video coding	claim
78	120	A hybrid CMOS APS pixel for wide-dynamic range imaging applications	claim
79	120	A baseball exploration system using spatial pattern recognition	claim
80	120	An experimental study on pedestrian classification using local features	claim
81	120	Improving the power-delay product in SCL circuits using source follower output stage	claim
82	119	Adjusting the neurons models in neuromimetic ICs using the voltage-clamp technique	claim
83	118	Low-power IC design for a wireless BCI system	claim
84	118	Parameter variation analysis for voltage controlled oscillators in phase-locked loops	claim
85	118	Algorithm for parallel inverse halftoning using partitioning of Look-Up Table (LUT)	claim
86	118	Efficient residue arithmetic based parallel fixed coefficient FIR filters	claim
87	118	Image sensor with focal plane change event driven video compression	claim
88	117	An open-source-input, ultra-wideband LNA with mixed-voltage ESD protection for full-band (170-to-1700 MHz) mobile TV tuners	claim
89	117	Electrical modeling and characterization of 3-D vias	claim
90	116	Equivalent rise time for resonance in power/ground noise estimation	claim
91	115	FSMD partitioning for low power using simulated annealing	claim
92	115	Adaptive delay compensation in multi-dithering adaptive control	claim
93	114	A low-area, low-power programmable frequency multiplier for DLL based clock synthesizers	claim
94	114	An efficient approach for designing filter banks for Multi-Carrier Transmission	claim
95	114	Multimicrophone speech dereverberation using spatiotemporal and spectral processing	claim
96	114	A novel fine rate control algorithm with adaptive rounding offset	claim
97	113	Back-illuminated ultraviolet image sensor in silicon-on-sapphire	claim
98	113	Stability study of the TCP-RED system using detrended fluctuation analysis	claim
99	113	Gramian-preserving frequency transformation for linear discrete-time systems using normalized lattice structure	claim
100	112	Design of frequency-response-masking FIR filters using SOCP with coefficient sensitivity constraint	claim
101	112	Glitch-aware output switching activity from word-level statistics	claim
102	112	Power optimization of weighted bit-product summation tree for elementary function generator	claim
103	112	Multi-mode message passing switch networks applied for QC-LDPC decoder	claim
104	111	A fully differential charge pump with accurate current matching and rail-to-rail common-mode feedback circuit	claim
105	111	Low-power traceback MAP decoding for double-binary convolutional turbo decoder	claim
106	111	On the probability density function of the derotated phase of complex wavelet coefficients	claim
107	110	An energy-detector for non-coherent impulse-radio UWB receivers	claim
108	110	Photonic networks-on-chip: Opportunities and challenges	claim
109	110	Multi-wing butterfly attractors from the modified Lorenz systems	claim
110	110	Non-traditional irregular interconnects for massive scale SoC	claim
111	110	Distortion calculation of an asynchronous switching xDSL line-driver	claim
112	109	A low-area interconnect architecture for chip multiprocessors	claim
113	109	A dual-core programmable decoder for LDPC convolutional codes	claim
114	108	An interleaved class E2 dc/dc converter	claim
115	107	A passive filter aided timing recovery scheme	claim
116	106	Temporally learning floating-gate VLSI synapses	claim
117	106	Hilbert transformers with a piecewise-polynomial-sinusoidal impulse response	claim
118	106	A quantitative evaluation of C-based synthesis on heterogeneous embedded systems design	claim
119	105	A real-time setup for multisite signal recording and processing in living neural networks	claim
120	105	Optimum camera placement considering camera specification for security monitoring	claim
121	104	Reducing the effects of component mismatch by using relative size information	claim
122	104	An offset compensation technique for bandgap voltage reference in CMOS technology	claim
123	103	Prediction-based real-time CABAC decoder for high definition H.264/AVC	claim
124	103	A novel multiscroll chaotic system and its realization	claim
125	103	Watermarking curves using 2D mesh spectral transform	claim
126	103	A low-power monolithically stacked 3D-TCAM	claim
127	103	A new structure of lifting wavelet for reducing rounding error	claim
128	102	A multiplexed biosensor based on biomolecular nanowires	claim
129	102	Asynchronous balanced gates tolerant to interconnect variability	claim
130	101	The design of integrated 3-GHz to 11-GHz CMOS transmitter for full-band ultra-wideband (UWB) applications	claim
131	101	Digitally enhanced analog circuits: System aspects	claim
132	101	High-performance ASIC implementations of the 128-bit block cipher CLEFIA	claim
133	101	Input port reduction for efficient substrate extraction in large scale IC's	claim
134	101	A serial communication infrastructure for multi-chip address event systems	claim
135	100	On the security of a class of image encryption schemes	claim
136	99	A sub 100 mW H.264/AVC MP@L4.1 integer-pel motion estimation processor VLSI for MBAFF encoding	claim
137	98	Video coding with pixel-aligned directional adaptive interpolation filters	claim
138	98	A 200Mbps 0.02nJ/b dual-mode inductive coupling transceiver for cm-range interconnection	claim
139	98	Computer aided simulation and verification of forward error-correcting biosensors	claim
140	97	A HW CABAC encoder with efficient context access scheme for H.264/AVC	claim
141	97	Quality-aware GSM speech watermarking	claim
142	95	Wireless neural signal acquisition with single low-power integrated circuit	claim
143	94	Transient simulation of on-chip transmission lines via exact pole extraction	claim
144	94	ADAPTO: full-adder based reconfigurable architecture for bit level operations	claim
145	93	Solving ability of Hopfield Neural Network with scale-rule noise for QAP	claim
146	93	SOM with False-Neighbor degree and its behaviors	claim
147	92	A low-power silicon-on-sapphire tunable ultra-wideband transmitter	claim
148	91	HermesC: RF wireless low-power neural recording system for freely behaving primates	claim
149	91	Phototransistor image sensor in silicon on sapphire	claim
150	89	Multi-loop efficient sturdy MASH delta-sigma modulators	claim
151	88	A fast band matching technique for impedance extraction	claim
152	88	Fall detection using an address-event temporal contrast vision sensor	claim
153	88	An improved method of power control with CMOS class-E power amplifiers	claim
154	86	Minimum redundancy MIMO radars	claim
155	85	Investigation of state transition phenomena in cross-coupled chaotic circuits	claim
156	85	Frame-parallel design strategy for high definition B-frame H.264/AVC encoder	claim
157	84	Pulse-based signal compression for implanted neural recording systems	claim
158	82	Topology identification of an uncertain general complex dynamical network	claim
159	77	Impulse based scheme for crystal-less ULP radios	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers