Sciweavers

16 search results - page 2 / 4
» A High-Frequency Decimal Multiplier
Sort
View
ICCD
2008
IEEE
120views Hardware» more  ICCD 2008»
14 years 2 months ago
Improved combined binary/decimal fixed-point multipliers
Abstract— Decimal multiplication is important in many commercial applications including banking, tax calculation, currency conversion, and other financial areas. This paper pres...
Brian J. Hickmann, Michael J. Schulte, Mark A. Erl...
ISCAS
2008
IEEE
185views Hardware» more  ISCAS 2008»
13 years 11 months ago
A variant of a radix-10 combinational multiplier
— We consider the problem of adding the partial products in the combinational decimal multiplier presented by Lang and Nannarelli. In the original paper this addition is done wit...
Luigi Dadda, Alberto Nannarelli
ASAP
2005
IEEE
142views Hardware» more  ASAP 2005»
13 years 10 months ago
Decimal Floating-Point Square Root Using Newton-Raphson Iteration
With continued reductions in feature size, additional functionality may be added to future microprocessors to boost the performance of important application domains. Due to growth...
Liang-Kai Wang, Michael J. Schulte
FPL
2008
Springer
193views Hardware» more  FPL 2008»
13 years 6 months ago
Decimal multiplier on FPGA using embedded binary multipliers
Horácio C. Neto, Mário P. Vés...
ARITH
2007
IEEE
13 years 11 months ago
A New Family of High.Performance Parallel Decimal Multipliers
This paper introduces two novel architectures for parallel decimal multipliers. Our multipliers are based on a new algorithm for decimal carry–save multioperand addition that us...
Álvaro Vázquez, Elisardo Antelo, Pao...