Sciweavers

Share
4 search results - page 1 / 1
» A Prototype Multithreaded Associative SIMD Processor
Sort
View
IPPS
2007
IEEE
11 years 4 months ago
A Prototype Multithreaded Associative SIMD Processor
The performance of SIMD processors is often limited by the time it takes to transfer data between the centralized control unit and the parallel processor array. This is especially...
Kevin Schaffer, Robert A. Walker
PPL
2008
63views more  PPL 2008»
10 years 10 months ago
Using Hardware Multithreading to Overcome Broadcast/Reduction Latency in an Associative SIMD Processor
The latency of broadcast/reduction operations has a significant impact on the performance of SIMD processors. This is especially true for associative programs, which make extensiv...
Kevin Schaffer, Robert A. Walker
IPPS
2006
IEEE
11 years 4 months ago
Algorithmic skeletons for stream programming in embedded heterogeneous parallel image processing applications
Algorithmic skeletons can be used to write architecture independent programs, shielding application developers from the details of a parallel implementation. In this paper, we pre...
Wouter Caarls, Pieter P. Jonker, Henk Corporaal
ISCA
2006
IEEE
144views Hardware» more  ISCA 2006»
10 years 10 months ago
Conditional Memory Ordering
Conventional relaxed memory ordering techniques follow a proactive model: at a synchronization point, a processor makes its own updates to memory available to other processors by ...
Christoph von Praun, Harold W. Cain, Jong-Deok Cho...
books