Sciweavers

39 search results - page 6 / 8
» A functional-logic library for wired
Sort
View
ICCAD
2003
IEEE
139views Hardware» more  ICCAD 2003»
14 years 2 months ago
Equivalent Waveform Propagation for Static Timing Analysis
This paper proposes a scheme that captures diverse input waveforms of CMOS gates for static timing analysis. Conventionally the latest arrival time and transition time are calcula...
Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera
ASPDAC
2006
ACM
137views Hardware» more  ASPDAC 2006»
14 years 20 hour ago
Parameterized block-based non-gaussian statistical gate timing analysis
As technology scales down, timing verification of digital integrated circuits becomes an increasingly challenging task due to the gate and wire variability. Therefore, statistical...
Soroush Abbaspour, Hanif Fatemi, Massoud Pedram
IPSN
2004
Springer
13 years 11 months ago
Modeling of sensor nets in Ptolemy II
This paper describes a modeling and simulation framework called VisualSense for wireless sensor networks that builds on and leverages Ptolemy II. This framework supports actor-ori...
Philip Baldwin, Sanjeev Kohli, Edward A. Lee, Xiao...
ISPD
2000
ACM
86views Hardware» more  ISPD 2000»
13 years 10 months ago
Simulating frequency-dependent current distribution for inductance modeling of on-chip copper interconnects
500+ MHz designs using deep-submicron (DSM) copper interconnects require accurate and efficient modeling of cladding-metals’ frequency-dependent impedance [1]. In this paper, fo...
Li-Fu Chang, Keh-Jeng Chang, Robert Mathews
ARITH
1999
IEEE
13 years 10 months ago
High-Speed Inverse Square Roots
Inverse square roots are used in several digital signal processing, multimedia, and scientific computing applications. This paper presents a high-speed method for computing invers...
Michael J. Schulte, Kent E. Wires