Sciweavers

197 search results - page 2 / 40
» Abstraction Techniques for Validation Coverage Analysis and ...
Sort
View
DATE
2005
IEEE
115views Hardware» more  DATE 2005»
13 years 10 months ago
Functional Coverage Driven Test Generation for Validation of Pipelined Processors
Functional verification of microprocessors is one of the most complex and expensive tasks in the current system-on-chip design process. A significant bottleneck in the validatio...
Prabhat Mishra, Nikil D. Dutt
ISVLSI
2007
IEEE
181views VLSI» more  ISVLSI 2007»
13 years 11 months ago
Code-coverage Based Test Vector Generation for SystemC Designs
Abstract— Time-to-Market plays a central role on System-ona-Chip (SoC) competitiveness and the quality of the final product is a matter of concern as well. As SoCs complexity in...
Alair Dias Jr., Diógenes Cecilio da Silva J...
ESE
2006
95views Database» more  ESE 2006»
13 years 4 months ago
Input validation analysis and testing
This research addresses the problem of statically analyzing input command syntax as defined in interface and requirements specifications and then generating test cases for dynamic ...
Jane Huffman Hayes, Jeff Offutt
ICCD
2001
IEEE
119views Hardware» more  ICCD 2001»
14 years 1 months ago
A Functional Validation Technique: Biased-Random Simulation Guided by Observability-Based Coverage
We present a simulation-based semi-formal verification method for sequential circuits described at the registertransfer level. The method consists of an iterative loop where cove...
Serdar Tasiran, Farzan Fallah, David G. Chinnery, ...
GLVLSI
2008
IEEE
157views VLSI» more  GLVLSI 2008»
13 years 11 months ago
Coverage-driven automatic test generation for uml activity diagrams
Due to the increasing complexity of today’s embedded systems, the analysis and validation of such systems is becoming a major challenge. UML is gradually adopted in the embedded...
Mingsong Chen, Prabhat Mishra, Dhrubajyoti Kalita