Sciweavers

7 search results - page 1 / 2
» Adaptive Pipeline Depth Control for Processor Power-Manageme...
Sort
View
ICCD
2002
IEEE
151views Hardware» more  ICCD 2002»
14 years 1 months ago
Adaptive Pipeline Depth Control for Processor Power-Management
A method of managing the power consumption of an embedded, single-issue processor by controlling its pipeline depth is proposed. The execution time will be increased but, if the m...
Aristides Efthymiou, Jim D. Garside
ISLPED
2009
ACM
168views Hardware» more  ISLPED 2009»
13 years 11 months ago
A 60fps 496mW multi-object recognition processor with workload-aware dynamic power management
An energy efficient object recognition processor is proposed for real-time visual applications. Its energy efficiency is improved by lowering average power consumption while susta...
Joo-Young Kim, Seungjin Lee, Jinwook Oh, Minsu Kim...
MICRO
2000
IEEE
96views Hardware» more  MICRO 2000»
13 years 9 months ago
Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors
We investigate instruction distribution methods for quadcluster, dynamically-scheduled superscalar processors. We study a variety of methods with different cost, performance and c...
Amirali Baniasadi, Andreas Moshovos
SENSYS
2010
ACM
13 years 2 months ago
The Jigsaw continuous sensing engine for mobile phone applications
Supporting continuous sensing applications on mobile phones is challenging because of the resource demands of long-term sensing, inference and communication algorithms. We present...
Hong Lu, Jun Yang, Zhigang Liu, Nicholas D. Lane, ...
ISCA
1998
IEEE
151views Hardware» more  ISCA 1998»
13 years 9 months ago
Alternative Implementations of Two-Level Adaptive Branch Prediction
As the issue rate and depth of pipelining of high performance Superscalar processors increase, the importance of an excellent branch predictor becomes more vital to delivering the...
Tse-Yu Yeh, Yale N. Patt