Sciweavers

44 search results - page 9 / 9
» Adaptive SRAM memory for low power and high yield
Sort
View
VLSID
2008
IEEE
138views VLSI» more  VLSID 2008»
14 years 5 months ago
Memory Architecture Exploration Framework for Cache Based Embedded SOC
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
DATE
2009
IEEE
170views Hardware» more  DATE 2009»
14 years 5 hour ago
A novel LDPC decoder for DVB-S2 IP
Abstract—In this paper a programmable Forward Error Correction (FEC) IP for a DVB-S2 receiver is presented. It is composed of a Low-Density Parity Check (LDPC), a Bose-ChaudhuriH...
Stefan Müller 0004, Manuel Schreger, Marten K...
EMSOFT
2006
Springer
13 years 9 months ago
Energy-efficient file placement techniques for heterogeneous mobile storage systems
While hard disk drives are the most common secondary storage devices, their high power consumption and low shockresistance limit them as an ideal mobile storage solution. On the o...
Young-Jin Kim, Kwon-Taek Kwon, Jihong Kim
CODES
2005
IEEE
13 years 11 months ago
Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs
To ensure low power consumption while maintaining flexibility and performance, future Systems-on-Chip (SoC) will combine several types of processor cores and data memory units of...
Anthony Leroy, Paul Marchal, Adelina Shickova, Fra...