Sciweavers

2 search results - page 1 / 1
» Altering a Pseudo-Random Bit Sequence for Scan-Based BIST
Sort
View
ITC
1996
IEEE
127views Hardware» more  ITC 1996»
13 years 8 months ago
Altering a Pseudo-Random Bit Sequence for Scan-Based BIST
This paper presents a low-overhead scheme for built-in self-test of circuits with scan. Complete (100%) fault coverage is obtained without modifying the function logic and without...
Nur A. Touba, Edward J. McCluskey
ET
2002
111views more  ET 2002»
13 years 4 months ago
Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST
In this paper a novel architecture for scan-based mixed mode BIST is presented. To reduce the storage requirements for the deterministic patterns it relies on a two-dimensional co...
Huaguo Liang, Sybille Hellebrand, Hans-Joachim Wun...