5 search results - page 1 / 1 » An improved pass transistor synthesis method for low power, ... |
ISLPED
2000
ACM
13 years 9 months ago
2000
ACM
×ÝÒØ × × Ñ Ø Ó ÓÖ Ò Ö Ø Ò Ý Ö Ô ×× Ø Ö Ù Ø× × ÔÖ × ÒØ º Ì × Ö Ù Ø× ÓÑ Ò ØÙÖ × ÖÓÑ ÓØ ÓÑÔÐ Ñ ÒØ ÖÝ ÅÇË Ò Ô ×× Ø ...
ISQED
2007
IEEE
13 years 11 months ago
2007
IEEE
Straining of silicon improves mobility of carriers resulting in speed enhancement for transistors in CMOS technology. Traditionally, silicon straining is applied in a similar ad-h...
VLSID
2002
IEEE
14 years 5 months ago
2002
IEEE
Compare CMOS Logic with Pass-Transistor Logic, a question was raised in our mind: "Does any rule exist that contains all good?" This paper reveals novel logic synthesis ...
ASPDAC
2006
ACM
13 years 10 months ago
2006
ACM
- One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology ta...
TVLSI
2008
13 years 4 months ago
2008
A new set of programmable elements (PEs) using a new non-volatile device for use with routing switches and logical elements within a field-programmable gate array (FPGA) is describ...