Sciweavers

280 search results - page 53 / 56
» An integrated debugging environment for reprogrammble hardwa...
Sort
View
SACMAT
2005
ACM
13 years 11 months ago
Peer-to-peer access control architecture using trusted computing technology
It has been recognized for some time that software alone does not provide an adequate foundation for building a high-assurance trusted platform. The emergence of industry-standard...
Ravi S. Sandhu, Xinwen Zhang
CODES
2009
IEEE
14 years 17 days ago
Using binary translation in event driven simulation for fast and flexible MPSoC simulation
In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction leve...
Marius Gligor, Nicolas Fournel, Frédé...
TPDS
2010
174views more  TPDS 2010»
13 years 4 months ago
Parallel Two-Sided Matrix Reduction to Band Bidiagonal Form on Multicore Architectures
The objective of this paper is to extend, in the context of multicore architectures, the concepts of tile algorithms [Buttari et al., 2007] for Cholesky, LU, QR factorizations to t...
Hatem Ltaief, Jakub Kurzak, Jack Dongarra
SRDS
2007
IEEE
14 years 2 days ago
Distributed Software-based Attestation for Node Compromise Detection in Sensor Networks
Sensors that operate in an unattended, harsh or hostile environment are vulnerable to compromises because their low costs preclude the use of expensive tamper-resistant hardware. ...
Yi Yang, Xinran Wang, Sencun Zhu, Guohong Cao
ASPDAC
2005
ACM
140views Hardware» more  ASPDAC 2005»
13 years 11 months ago
A multi-level transmission line network approach for multi-giga hertz clock distribution
-In high performance systems, process variations and fluctuations of operating environments have significant impact on the clock skew. Recently, hybrid structures of H-tree and m...
Hongyu Chen, Chung-Kuan Cheng