562 search results - page 112 / 113 » Analysis of Hardware Acceleration in Reconfigurable Embedded... |
ISCAS
2006
IEEE
13 years 11 months ago
2006
IEEE
Abstract-In this paper we present a new scheme for brain imaginary movement invovles sophisticated spatial-temporalsignal processing and classification for electroencephalogram spe...
SENSYS
2009
ACM
14 years 1 hour ago
2009
ACM
Continuous and reliable operation of WSNs is notoriously difficult to guarantee due to hardware degradation and environmental changes. In this paper, we propose and demonstrate a ...
CODES
2005
IEEE
13 years 10 months ago
2005
IEEE
We present a new scheme for dynamic voltage and frequency scaling (DVS) for processing multimedia streams on architectures with restricted buffer sizes. The main advantage of our ...
SAMOS
2004
Springer
13 years 10 months ago
2004
Springer
In recent years, power consumption has become a critical concern for many VLSI systems. Whereas several case studies demonstrate that technology-, layout-, and gate-level technique...
CODES
2009
IEEE
13 years 10 months ago
2009
IEEE
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...