Sciweavers

60 search results - page 12 / 12
» Architectural Frameworks for MPP Systems on a Chip
Sort
View
KES
2008
Springer
13 years 5 months ago
The PERPLEXUS bio-inspired hardware platform: A flexible and modular approach
This paper introduces the Perplexus hardware platform, a scalable computing substrate made of custom reconfigurable devices endowed with bio-inspired capabilities. This platform w...
Andres Upegui, Yann Thoma, Eduardo Sanchez, Andr&e...
ISPASS
2009
IEEE
14 years 8 days ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...
ISCA
2007
IEEE
149views Hardware» more  ISCA 2007»
13 years 11 months ago
Virtual private caches
Virtual Private Machines (VPM) provide a framework for Quality of Service (QoS) in CMP-based computer systems. VPMs incorporate microarchitecture mechanisms that allow shares of h...
Kyle J. Nesbit, James Laudon, James E. Smith
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
13 years 10 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi
HPCA
2009
IEEE
14 years 8 days ago
MRR: Enabling fully adaptive multicast routing for CMP interconnection networks
On-network hardware support for multi-destination traffic is a desirable feature in most multiprocessor machines. Multicast hardware capabilities enable much more effective bandwi...
Pablo Abad Fidalgo, Valentin Puente, José-&...