Sciweavers

14 search results - page 2 / 3
» COMMA: A Communications Methodology for Dynamic Module Recon...
Sort
View
IPPS
2006
IEEE
13 years 11 months ago
Dedicated module access in dynamically reconfigurable systems
Modern FPGAs, such as the Xilinx Virtex-II Series, offer the feature of partial and dynamic reconfiguration, allowing to load various hardware configurations (i.e., HW modules) du...
Jens Hagemeyer, Boris Kettelhoit, Mario Porrmann
DATE
2002
IEEE
94views Hardware» more  DATE 2002»
13 years 10 months ago
A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering
In this paper, we present an efficient methodology to validate high performance algorithms and prototype them using reconfigurable hardware. We follow a strict topdown Hardware/So...
Klaus Buchenrieder, Andreas Pyttel, Alexander Sedl...
FPL
2008
Springer
103views Hardware» more  FPL 2008»
13 years 6 months ago
No-break dynamic defragmentation of reconfigurable devices
We propose a new method for defragmenting the module layout of a reconfigurable device, enabled by a novel approach for dealing with communication needs between relocated modules ...
Sándor P. Fekete, Tom Kamphans, Nils Schwee...
FPL
2005
Springer
165views Hardware» more  FPL 2005»
13 years 10 months ago
DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices
A new paradigm to support the communication among modules dynamically placed on a reconfigurable device at runtime is presented. Based on the network on chip (NoC) infrastructure...
Christophe Bobda, Ali Ahmadinia, Mateusz Majer, J&...
RECONFIG
2009
IEEE
165views VLSI» more  RECONFIG 2009»
13 years 11 months ago
Composable and Persistent-State Application Swapping on FPGAs Using Hardwired Network on Chip
—We envision that future FPGA will use a hardwired network on chip (HWNoC) [14] as a unified interconnect for functional communications (data and control) as well as configurat...
Muhammad Aqeel Wahlah, Kees G. W. Goossens