Sciweavers

1084 search results - page 2 / 217
» Design and Evaluation of a Selective Compressed Memory Syste...
Sort
View
JCIT
2007
99views more  JCIT 2007»
13 years 4 months ago
Design of Virtual Memory Compression System for the Embedded System
The embedded system has less fast CPU and lower memory than PC(Personal Computer) or Workstation system. Therefore, the embedded operating system is designed to efficiently use th...
Seung-Ju Jang
IWSOC
2003
IEEE
97views Hardware» more  IWSOC 2003»
13 years 10 months ago
Evaluating Template-Based Instruction Compression on Transport Triggered Architectures
In embedded systems, memory is one of the most expensive resources. Due to this, program code size has turned out to be one of the most critical design constraints. Code compressi...
Jari Heikkinen, Tommi Rantanen, Andrea G. M. Cilio...
TVLSI
2011
265views more  TVLSI 2011»
12 years 11 months ago
Decoding-Aware Compression of FPGA Bitstreams
Abstract—Bitstream compression is important in reconfigurable system design since it reduces the bitstream size and the memory requirement. It also improves the communication ba...
Xiaoke Qin, Chetan Muthry, Prabhat Mishra
IPPS
2007
IEEE
13 years 11 months ago
Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems
Code compression has been applied to embedded systems to minimize the silicon area utilized for program memories, and lower the power consumption. More recently, it has become a n...
Nazish Aslam, Mark Milward, Ioannis Nousias, Tughr...
DFT
2006
IEEE
203views VLSI» more  DFT 2006»
13 years 10 months ago
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
Ondrej Novák, Zdenek Plíva, Jiri Jen...