Sciweavers

27 search results - page 1 / 6
» Designing real-time H.264 decoders with dataflow architectur...
Sort
View
CODES
2005
IEEE
13 years 10 months ago
Designing real-time H.264 decoders with dataflow architectures
High performance microprocessors are designed with generalpurpose applications in mind. When it comes to embedded applications, these architectures typically perform controlintens...
Youngsoo Kim, Suleyman Sair
ASPDAC
2006
ACM
123views Hardware» more  ASPDAC 2006»
13 years 10 months ago
Implementation of H.264/AVC decoder for mobile video applications
- This paper presents an H.264/AVC baseline profile decoder based on a SoC platform design methodology. The overall decoding throughput is increased by optimized software and a ded...
Suh Ho Lee, Ji Hwan Park, Seon Wook Kim, Sung Jea ...
ACIVS
2006
Springer
13 years 6 months ago
A Real-Time Content Adaptation Framework for Exploiting ROI Scalability in H.264/AVC
In many application scenarios, the use of Regions of Interest (ROIs) within video sequences is a useful concept. It is shown in this paper how Flexible Macroblock Ordering (FMO), d...
Peter Lambert, Davy De Schrijver, Davy Van Deursen...
ASAP
2006
IEEE
150views Hardware» more  ASAP 2006»
13 years 6 months ago
Architecture design of an H.264/AVC decoder for real-time FPGA implementation
This paper discusses hardware development of a realtime H.264/AVC video decoder. Synthesis results are presented for example implementations of the inverse quantization, inverse t...
Thomas Warsaw, Marcin Lukowiak
ICMCS
2006
IEEE
142views Multimedia» more  ICMCS 2006»
13 years 11 months ago
Complexity Analysis of H.264 Decoder for FPGA Design
— A major challenge in the design of any real time system is the proper selection of implementation and platform alternatives. In this paper, a suitable FPGA-based design of the ...
Tuomas Lindroth, Nastooh Avessta, Jukka Teuhola, T...