Sciweavers

23 search results - page 3 / 5
» Device and technology optimizations for low power design in ...
Sort
View
ICCAD
2002
IEEE
113views Hardware» more  ICCAD 2002»
14 years 2 months ago
Interconnect-aware high-level synthesis for low power
Abstract—Interconnects (wires, buffers, clock distribution networks, multiplexers and busses) consume a significant fraction of total circuit power. In this work, we demonstrat...
Lin Zhong, Niraj K. Jha
TCAD
2008
118views more  TCAD 2008»
13 years 5 months ago
Variability-Aware Bulk-MOS Device Design
As CMOS technology is scaled down toward the nanoscale regime, drastically growing leakage currents and variations in device characteristics are becoming two important design chall...
Javid Jaffari, Mohab Anis
IPPS
2003
IEEE
13 years 11 months ago
A Novel Design Technology for Next Generation Ubiquitous Computing Architecture
Modern applications for mobile computing require high performance architectures. On the other hand, there are restrictions such as storage or power consumption. The use of recon...
Carsten Nitsch, Camillo Lara, Udo Kebschull
CODES
2007
IEEE
14 years 3 days ago
Smart driver for power reduction in next generation bistable electrophoretic display technology
Microencapsulated electrophoretic displays (EPDs) are quickly emerging as an important technology for use in battery-powered portable computing devices. Thanks to bistability and ...
Michael A. Baker, Aviral Shrivastava, Karam S. Cha...
DAC
2007
ACM
14 years 6 months ago
High Performance and Low Power Electronics on Flexible Substrate
We propose a design and optimization methodology for high performance and ultra low power digital applications on flexible substrate using Low Temperature Polycrystalline Silicon ...
Jing Li, Kunhyuk Kang, Aditya Bansal, Kaushik Roy