Sciweavers

16 search results - page 1 / 4
» Double patterning technology friendly detailed routing
Sort
View
ICCAD
2008
IEEE
177views Hardware» more  ICCAD 2008»
14 years 1 months ago
Double patterning technology friendly detailed routing
— Double patterning technology (DPT) is a most likely lithography solution for 32/22nm technology nodes as of 2008 due to the delay of Extreme Ultra Violet lithography. However, ...
Minsik Cho, Yongchan Ban, David Z. Pan
DAC
2009
ACM
14 years 5 months ago
Double patterning lithography friendly detailed routing with redundant via consideration
In double patterning lithography (DPL), coloring conflict and stitch minimization are the two main challenges. Post layout decomposition algorithm [1] [2]may not be enough to achi...
Kun Yuan, Katrina Lu, David Z. Pan
ICCAD
2009
IEEE
151views Hardware» more  ICCAD 2009»
13 years 2 months ago
Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography
Double patterning lithography (DPL) is a likely resolution enhancement technique for IC production in 32nm and below technology nodes. However, DPL gives rise to two independent, ...
Mohit Gupta, Kwangok Jeong, Andrew B. Kahng
TCAD
2008
119views more  TCAD 2008»
13 years 4 months ago
Full-Chip Routing Considering Double-Via Insertion
As the technology node advances into the nanometer era, via-open defects are one of the dominant failures due to the copper cladding process. To improve via yield and reliability, ...
Huang-Yu Chen, Mei-Fang Chiang, Yao-Wen Chang, Lum...
IMC
2009
ACM
13 years 11 months ago
Characterizing user behavior in online social networks
Understanding how users behave when they connect to social networking sites creates opportunities for better interface design, richer studies of social interactions, and improved ...
Fabrício Benevenuto, Tiago Rodrigues, Meeyo...