Sciweavers

485 search results - page 1 / 97
» Embedded intelligent SRAM
Sort
View
DAC
2003
ACM
14 years 5 months ago
Embedded intelligent SRAM
Many embedded systems use a simple pipelined RISC processor for computation and an on-chip SRAM for data storage. We present an enhancement called Intelligent SRAM (ISRAM) that co...
Prabhat Jain, G. Edward Suh, Srinivas Devadas
DAC
2010
ACM
13 years 8 months ago
SRAM-based NBTI/PBTI sensor system design
NBTI has been a major aging mechanism for advanced CMOS technology and PBTI is also looming as a big concern. This work first proposes a compact on-chip sensor design that tracks ...
Zhenyu Qi, Jiajing Wang, Adam C. Cabe, Stuart N. W...
APCSAC
2006
IEEE
13 years 11 months ago
Power-Efficient Microkernel of Embedded Operating System on Chip
Because the absence of hardware support, almost all of embedded operating system are based on SDRAM in past time. With progress of embedded system hardware, embedded system can pro...
Tianzhou Chen, Wei Hu, Yi Lian
DAC
2009
ACM
14 years 6 months ago
Fault models for embedded-DRAM macros
In this paper, we compare embedded-DRAM (eDRAM) testing to both SRAM testing and commodity-DRAM testing, since an eDRAM macro uses DRAM cells with an SRAM interface. We first star...
Ching-Yu Chin, Hao-Yu Yang, Mango Chia-Tso Chao, R...
ETS
2006
IEEE
93views Hardware» more  ETS 2006»
13 years 11 months ago
Retention-Aware Test Scheduling for BISTed Embedded SRAMs
In this paper we address the test scheduling problem for Builtin Self-tested (BISTed) embedded SRAMs (e-SRAMs) when Data Retention Faults (DRFs) are considered. The proposed test ...
Qiang Xu, Baosheng Wang, F. Y. Young