Sciweavers

21 search results - page 3 / 5
» Evaluating memory architectures for media applications on Co...
Sort
View
DATE
2002
IEEE
114views Hardware» more  DATE 2002»
13 years 10 months ago
A Video Compression Case Study on a Reconfigurable VLIW Architecture
In this paper, we investigate the benefits of a flexible, application-specific instruction set by adding a run-time Reconfigurable Functional Unit (RFU) to a VLIW processor. Preli...
Davide Rizzo, Osvaldo Colavin
ISCA
2000
IEEE
93views Hardware» more  ISCA 2000»
13 years 9 months ago
Reconfigurable caches and their application to media processing
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
Parthasarathy Ranganathan, Sarita V. Adve, Norman ...
DATE
2009
IEEE
149views Hardware» more  DATE 2009»
14 years 15 days ago
An ILP formulation for task mapping and scheduling on multi-core architectures
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...
Ying Yi, Wei Han, Xin Zhao, Ahmet T. Erdogan, Tugh...
DAC
2012
ACM
11 years 8 months ago
Run-time power-down strategies for real-time SDRAM memory controllers
Powering down SDRAMs at run-time reduces memory energy consumption significantly, but often at the cost of performance. If employed speculatively with real-time memory controller...
Karthik Chandrasekar 0001, Benny Akesson, Kees Goo...
DAIS
2009
13 years 6 months ago
WiSeKit: A Distributed Middleware to Support Application-Level Adaptation in Sensor Networks
Abstract. Applications for Wireless Sensor Networks (WSNs) are being spread to areas in which the contextual parameters modeling the environment are changing over the application l...
Amirhosein Taherkordi, Quan Le Trung, Romain Rouvo...